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Abstract fo f(s),
In this paper we present a technique for generating low =I() AfiJs)
complexity equivalent circuit models for VLSI circuit 1
interconnects via the Laguerre-Gram model order reduction Lf (s)- (2a)/(s + a) (a)j(s + ao)/(s - a)
(MOR) method developed by our team. We discuss model
passivity and equivalent circuit implementation and then show It should also be noted that system stability is preserved.
the advantages of our method in preserving important signal In practice we usually model multidimensional systems
parameters such as rise time, delay and overshoot. described by matrices of transfer functions such as the one
given below
Introduction(I1 2)1m
In 1965, Gordon Moore, one of the founding fathers of Fy(l)(s) y¾2)(s) ... y(lm)(s)
Intel made a prediction on the integration density of future Y(s) y(2)(s) (22)(s) .y(2m)(s)
circuits estimating that the number of transistors per circuit ... ... ... ...
would double every eighteen months. This estimation, which (pl)(S) (p2)(S) , (pm)(S)
we have come to know as Moore's law, has proven quite
accurate. Moreover, circuits become ever smaller and ever
faster while reducing their energy consumption. It is under The reduction procedure for each element in this case is
these circumstances that interconnect effects such as delay, basically the same, but we need to impose a common
distortion, noise, reflections need to be taken into denominator on elements if we want to find an equivalent
consideration by circuit designers. But simulation time is also RLCG circuit.
an important issue and generating both precise and time
efficient models has become a research topic of major interest n(A,P) (s)
for both the industrials and academia. Our team has explained y(2//) (s) ) avec 1<A<.p 1<,u<m
the details of the Laguerre-Gram MOR method [1] as well as D(s)
certain improvements we may bring when it is specifically For reasons of simplicity in the case of VLSI interconnects
used for interconnect lines. A frequency approach on the we use admittance matrices [2],[5].
method and a pre-processing technique is presented in [6]
while [2] and [5] describe a heuristic iterative algorithm which Passivity enforcement
may be used to improve reduced model accuracy. Thereforemay be use to improve reducedmodelaccuracy.TherefoInterconnect lines are passive systems and therefore their
we do not insist on the method itself in this paper and content reduced order rational models must be passive in order to
our selves to a general presentation in paragraph II. We insure the stability of the systems they are part of. If the modeldiscuss two key issues: model passivity and equivalent circuit is not assive we need to impose this constraint a osteriori, in
synthesis (paragraphs III and IV) and give an example p potwrs to Imposethe el. poltion In
comparing the accuracy of a Laguerre-Gram reduced model oter wr sto"rect" temodel. One solution was
with a classical PEEC (Partial Element Equivalent Circuit) cproposed by Gustavsen and Semlyen [4]. It reles upon the
model in paragraph V. correction of the negative eigenvalues of the G(w) matrix
where G = Re{Y} and Y denotes the admittance matrix. At
this point we need to specify that all rational models we have
Model order reduction method obtained so far by using Laguerre-Gram were already passive
Laguerre-Gram MOR is essentially a rational and therefore no correction was needed but the above
approximation technique. Its main steps when dealing with a mentioned solution could easily be used if necessary.
single-dimensional system are: 1) decomposition of the
original transfer function f (s) in a Laguerre series; 2) Euvln ici oe
construction of an approximation basis Qr {fo, f1 ,Ir } by VLSI circuit designers often use SPICE-based simulation
repeated applications of the A operator; 3) construction of a software. It is therefore important to be able to translate a
reduced order model into a simple equivalent circuit.
rational modelf(s). The robustness and speed of the Theoretically, it has been proven that ifthe model is passive it
algorithm is mainly due to the A operator defined by: can be implemented by an RLCG physically realizable circuit
[8]. Practically however, finding such a circuit is often
difficult since we have no a priori information on its design.
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But since our purpose is to simulate and not to physically transient response analysis, a frequency approach on
build we have chosen the solution proposed by Liu&al.[3]. Laguerre-Gram is available in [6].
We basically state on the structure of the equivalent circuit 110- Y 1Magnitude
and than calculate each of its elements. This may lead to Reduced order model
negative RLCG values but since the rational model is passive Original
and the procedure is error free the circuit will also be globally
passive. For a 2x2 admittance matrix (one line) the general
design of the circuit is presented in Fig. 1 a, each element yi s102
of the 1z quadripole is realised according to Foster's
canonical form. For a 4x4 admittance matrix (two coupled
lines) [5] we have the general design in figure lb and it is
quite obvious how it should evolve for larger matrices.
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Fig. lb Equivalent circuit design for two coupled lines 1 0'
Example
We have chosen the example of a 1.5 mm interconnect lo-,
line characterized by the following line parameters: R=72852
Q, C=l00 pF, L=l1.08 ~ffH obtained by electromagnetic
simulation. In this case the elements of the admittance matrix 1
will be given by frequency [Hz]
thispri 22 zchtf oy Fig.2c Y12, magnitude
Z( ZY)Ish( ZY) Y12 Phase
Reduced order model
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falgorihdpescrfibcn[]ad[] tfrequencysrhspprespetalonuseiso
SPI~ ~ ~~ 2006 I272~
2-3
favoreseiicfrequncies. Thispap ressentiall focusesion
The next step is to test passivity. Since the model is
passive, it requires no correction and an equivalent circuit Model Delay Rise VSmax Overshoot
may be determined. The design in figure 3 illustrates the cited [ps] [ps] [V] [V]
method (see paragraph IV) and counts a total of 74 RLC
components. We have also tested other techniques to design
the individual yi elements (e.g. a generalization of Cauer's
method based on continuous fractions) but they lead to an Reference 27,582 18,159 1,3226 0,3226
identical complexity.
Laguerre 27,739 18,495 1,3225 0,3225
1-2 1R1 'll "I Gram
L-L11 L212sL-L1 L714 L-L15PEEC 28,813 18,850 1,2297 0,2297R=~~ ~ ~ ~~1R=R= = R
Table I
Error I%I
Fig.3a - Equivalent circuit for Y2
114~~~~13 Model E R RRDelay Rise Overshoot
Laguerre 0.57 1 ,85 0,03
Gram




-D.1.y=R.tM,d C1eGs CeGs Figure 4 alone is quite relevant to the accuracy of the
_Rise=TM Y1 Y3|
1c, Laguerre-Gram reduced order model. Its response closely
Icharg, matching the original and Table II confirms the quality of the
approximation in terms of delay, rise time, overshoot,
Fig.3c - Complete equivalent circuit with a 5fF load parameters essential to circuit designers.
We have then simulated the equivalent circuit under
Advanced Design Simulation 2004A with a capacitive load of Conclusions
5fF and compared it to a classical RLC PEEC counting 25 Associating a passivity testing and enforcement technique
cells (75 elements). The reference model chosen in this to the Laguerre-Gram MOR method enables us generate
example is also a PEEC but with a very high number of cells globally passive circuit models which in turn help validate its
(1000). In Fig. 4 we can see how the three models respond to accuracy on examples such as the one presented in this paper
a non-delayed 1 V step excitation with a rise time of 24 ps. and bring it closer to the practical needs of VLSI circuit
The important signal characteristics (delay, rise time, and designers. We are at this time extending our simulations to
overshoot) are evaluated (Table I) and the errors are computed more complex examples (several coupled lines) while
for the 25 cell PEEC and for our model respectively (Table continuing our search for more efficient rational
II). The delay was defined as being 50% of the final value and approximation techniques. We are also interested in
the rise time was computed between 10% and 90%. comparing our method and other recent work [7].
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